Abstract-As feature-size scaling and "Moore's Law" in integrated CMOS circuits further slows down, attention is shifting to computing by non-von Neumann and non-Boolean computing models. Reservoir computing (RC) is a new computing paradigm that allows to harness the intrinsic dynamics of a "reservoir" to perform useful computations. The reservoir, or compute core, must only provide sufficiently rich dynamics that are then mapped onto a low-dimensional space by an readout layer. One of the key advantages of this approach is that only the readout layer needs to be adapted to perform the desired computation. The reservoir itself remains unchanged. In this paper we use for the first time memristive components as reservoir building blocks that are assembled into device networks. Memristive components are particularly interesting for this purpose because of their non-linear and memory characteristics. In addition, they can be integrated very densely and provide rich dynamics with a few components only. We use pattern recognition and associative memory tasks to illustrate the memristive reservoir computing approach. For that purpose, we have built a software framework that allows to create valid memristor networks, to simulate and evaluate them in Ngspice, and to train the readout layer by means of a Genetic Algorithm (GA). Our results show that we can efficiently and robustly classify temporal patterns. The approach presents a promising new computing paradigm that harnesses the non-linear, time-dependent, and highly-variable properties of current memristive components for solving computational tasks.
I. INTRODUCTION
Identifying future and emerging technologies is especially important in areas where the short-term industry roadmaps still contain major roadblocks that cannot be addressed by incremental approaches [1] . One possible solution path consists in a transformative combination of emerging devices, compute paradigms, and architectures to create radically new information processing technology. As feature-size scaling and "Moore's Law" in integrated CMOS circuits further slows down, attention is shifting to computing by non-von Neumann and non-Boolean computing models. In this paper, we address this challenge by a dynamical information processing approach that harnesses the intrinsic dynamics of networks of memristive devices. We apply a methodology that allows to obtain desired functionality from the intrinsic dynamics of such device networks. The approach is unique because these networks do not need to be known, structured, perfect, or homogeneous.
Recently, Crutchfield et al. [2] argued that " [t] he reign of digital computing is being challenged, not only by fundamental physical limits but also by alternative information processing paradigms. [. . . ] The technological promise is substantial: faster, less expensive, and more energy efficient computing" [2] . Intrinsic computation is commonly defined as the spatial and temporal dynamics a system has "intrinsically." It is important to note that "Intrinsic computation makes no reference to utility" [2] . On the other end there is designed computation, which is what makes information processing (in any system) "useful." In traditional CMOS technology, we relied on designed computation only. With the advent of emerging devices that are expected to behave in timedependent nonlinear ways (e.g., memristive [3] or biochemical [4] components), beyond a simple switching behavior, and may exhibit extreme physical variation, heterogeneity and unstructuredness, we cannot rely on that principle anymore.
Reservoir computing (RC) [5] , [6] is an approach in which an excitable dynamical medium, the "reservoir," is used to extract features in an input signal. In principle, any dynamical system with rich dynamics can be used to build a reservoir. The RC paradigm is particularly attractive as a model for emerging computing systems because it (1) does not make any assumption about the nature of the reservoir and (2) the learning complexity is drastically reduced compared to other more neural-network-like techniques because only the output layer is adjusted. Another advantage of the RC approach is that one does not require stable states or attractors in the reservoir. Reservoir computing is also particularly powerful for processing time-dependent signals. Two well-known variants of reservoir computing are Liquid State Machines (LSMs) [7] and Echo State Networks (ESNs) [8] . Various forms of dynamical reservoirs were implemented in the past [9] - [13] and used to solve simple tasks, such as XOR, speech recognition, and distinguishing two signals. To the best of our knowledge, no one has applied reservoir computing to networks of memristive devices. Lawson and Wolpert [14] have proposed a method to program unconventional nano architectures that are inspired by Jim Tour's nanocell [15] . Ditto et al. [16] used chaotic logic gates to encode and manipulate inputs to produce a desired output. However, both of these approaches are fundamentally different in the way they compute functions and adapt from what we propose here.
In this paper we propose to use memristors as dynamical components for reservoir computing. Memristor, short for memory resistor [17] , [18] , are passive, nonlinear twoterminal circuit elements in which the resistance change is a function of both the magnitude and polarity of the applied voltage and the duration for which it was applied [3] , [18] . Memristors can be fabricated at the nanoscale and in very high densities. The device size, the nonlinear characteristics, and the memory property make memristors an ideal candidate for reservoir computing because interesting dynamics can be obtained with very few components. Such circuits therefore have the potential to be significantly smaller than comparable CMOS or other circuits with the same functionality.
We have previously shown that simple memristor circuits can solve associative tasks [19] . However, the circuits were automatically discovered by using Genetic Programming (GP) and did not use a reservoir. The best evolved circuit had as few as three memristors only.
The paper is organized as follows: Section II introduces the architecture of our system, including the graph-based approached to obtain valid reservoirs. Section III presents the simulation framework. The results of our experiments are presented in Section IV. Section V concludes the paper.
II. ARCHITECTURE OVERVIEW
Our overall architecture is inspired by the generic reservoir computing architecture as described in [7] , [8] . A block diagram is shown in Figure 1 , which shows the three main modules are: the input layer, the memristor reservoir, and the readout layer. Another module represents the Genetic Algorithm (GA) that is used to train the readout layer. The implementation details are described in the following sections. Note that GAs only represent one possible approach to train the readout layer. For simpler tasks, a gradient descent approach would be more efficient. The entire architecture is not unlike a nanocell [15] , at the difference that we have well-defined inputs and outputs and that the reservoir does not need to be "changed" during the training process.
A. A Graph-Based Approach to Build Valid Reservoirs
In our framework, the reservoir is implemented as a network of memristors. To represent a network of memristive devices, we use a graph-based approach that is defined by Gan et al. [20] , [21] to design passive analog filters. Circuits are represented as an undirected bi-connected multigraph, which ensures that the circuits are valid, i.e., connected. A graph G(V, E) is defined as a set of vertices V and edges E. A multigraph is a graph with multiple (i.e., parallel) edges. For our purpose, memristors are represented by the edges and the vertices represent connection points. We use two matrices to represent a graph: an adjacency and a component matrix. In general, an N -node reservoir can be represented by a N×N adjacency matrix. In our representation, we do not allow selfloops.
An example to generate a random 5-node memristorreservoir is described as below:
1) We start with a pre-defined fixed template adjacency and component matrix of size 3×3 as shown in Figure 2 (a).
2) The user defines the number of nodes N (e.g., N = 2)
to be inserted into the template matrices. For N = 2, the template matrices are expanded from a 3×3 to (3 + N )×(3 + N ) i.e., 5×5 matrices as shown in Figure 2 (b). 3) Following [21] , we add random edges between the nodes. This is represented as adding 1 or 0 for the corresponding row and column in the adjacency matrix and by its component name in its corresponding component matrix as shown in Figure 2 )(c). This stochastic procedure is continued until the matrix represents a biconnected graph [21] . 4) The final 5-node memristor reservoir and its equivalent graph representation is shown in Figure 2 (e) and Figure  2 (d) respectively. Here, n 0 , n 1 , n 2 , n 3 and n 4 represent reservoir nodes and M is the memristor element. While we use this approach for our simulation only, reservoirs would be built by traditional top-down or emerging bottom-up self-assembly techniques. The experimental part is beyond the scope of this paper and part of ongoing research.
B. Readout Layer
The readout layer y(t) is implemented as a simple function f that maps the memristor reservoir states of nodes x i (t) to the output. The mathematical expression of the readout layer is defined in 1. W i represent the weights, x i the state of the reservoir nodes, and B the bias. Generally, an activation function f (.) is then used, which can be a tanh, sigmoid, step or sign function [22] .
C. Fitness Evaluation and Readout Training
The reservoir performance for a particular task is evaluated using the mean squared error (MSE) function: 
Various readout training schemes can be employed for reservoir training, these include [7] , [9] , [11] , [22] . For our implementation, genetic algorithms as a stochastic search method were used because they are able to find optimum solution in a large search space. We use a standard generational algorithm with elitism [23] . Algorithm 1 shows the pseudocode of how we train the readout layer.
We represent a set of potential solutions as a chromosome. A chromosome is represented using a set of three variables, i.e., the reservoir node n that reads the time-varying node voltage V n from, the corresponding weight W n , and a bias B Table I . 
Algorithm 1 Genetic algorithm for readout training
1: gen = 0 2: Initialize population 3: Evaluate initial population using objective function using (eq:readout and eq:objFunc) 4: while gen ≤ MAXGEN do 5: Calculate fitness values for the entire population 6: Select individuals for breeding 7: Recombine individuals (crossover) 8: Mutate individuals 9: Evaluate offspring using objective function using (eq:readout and eq:objFunc) 10: Reinsert offspring into population 11 Figure 3 . All circuits are evaluated using Ngspice, a mixed-level/mixed-signal circuit simulator that performs the transient analysis of the reservoir. The evolutionary engine implements the readout training using a MATLAB-based GA toolbox [24] . This generic framework allows us to generate and evaluate reservoirs for different tasks. In this paper, we use the memristor model by Rák and Cserey [25] . However, the framework and the approach is independent of the memristor model and any other model that runs in Ngspice can be used straightforwardly. IV. RESULTS In this section we will present two experiments to illustrate that memristor-based reservoirs can indeed perform computational tasks that are non-trivial.
A. Triangular-square Pattern
For this experiment we used a triangular-square pattern recognition benchmark task similar to that demonstrated by Vandoorne et al. [12] for photonic reservoir computing. The triangular-square pattern is shown in the first line in Figure 5 . The second line shows the expected readout response, which should converge to −1 for the triangular wave and +1 for the square wave signal. For this experiment we use the sign activation function to limit the readout response between +1 and −1.
This experiment was performed using a set of 5 different types of reservoirs, i.e., 6-, 10-, 15-, 30-, and 40-node. These reservoirs were generated using the graph-based approach as described in section II-A.
Lines 3-7 represent the different readout signals for the reservoirs. Line 3 represents the 40-node reservoir (see also figure caption). As one can see, all the reservoirs converge to −1 for the triangular input signal. However, pulses are generated for the square wave part because we use a sign activation function to limit the readout response to −1 and 1. This does not represent a fundamental problem because the reservoir still manages to distinguish between the two different input signal forms. In addition, we see that the larger the reservoir, the smaller the pulse width for the square wave part, and therefore the higher the error.
We made sure that all evolutionary runs converged, although they require more generations, as one can see from Figure 4 . We can thus conclude that smaller reservoirs tend to perform better on this task. 
B. Associative Memory
An associative memory has the ability to associate different memories to specific events. Such memories form an integral part of cognition in all life forms, including humans [26] . This ability allows the brain to react or adapt to external stimuli based on past experiences. The famous Pavlov experiments [27] are a good example of associative memory: Pavlov observed during that if a particular stimulus in the dog's surroundings was present when the dog was presented with meat powder, this stimulus would become associated with food and cause salivation on its own. Application areas for associative memories are numerous such as the "identification and control (vehicle control, process control), game-playing and decision making (backgammon, chess, racing), pattern recognition (radar systems, face identification, object recognition, etc.), sequence recognition (gesture, speech, handwritten text recognition), medical diagnosis, financial applications, data mining (or knowledge discovery in databases, "KDD"), visualization and e-mail spam filtering" [28] . The implementation of associative memories is a challenging problem in artificial vision, image recognition, and other intelligent and adaptive computing areas. This challenge has previously been addressed in many different ways, such as for example by modeling artificial neural networks with traditional components (e.g., resistors, capacitors, operational amplifiers, including voltage and current sources) [28] . We have recently evolved a 3-memristor circuit [19] that can solve the simple task as outlined below.
Here we demonstrate the ability of a memristor reservoir to solve the task of associating two different input signals. Pershin et al. [29] demonstrated associative memory behavior based on Pavlov's famous example of associative memory behavior in dogs [26] . This experiment was demonstrated using a simple neural network with memristors as a synapse.
To simulate our system, we define the inputs as V A and V B with a spike signal of amplitude +0.5V and a period of 1ms. V A is the primary input and V B is the secondary input that needs to be associated with V A . The associative behavior output response is divided into four phases (according to Pavlov We choose reservoirs with 6, 10, and 15 nodes from our pre-defined set of reservoirs. The output response is shown in Figure 6 and is marked with four phases as described above. Let's first look at the 10-and 15-node reservoir response as shown in Figure 6 . From the ideal output response it can be seen that during phaseA there should not be any output activation. Yet, we observe some noise for the reservoir's readout in phaseA. However, since we defined an acceptable threshold level of 0.2V , the signal is still considered valid.
We also observe that the output response shows an amplitude variation across the phases from B to D. This is due to the non-linear memristance change, which is reflected in the non-linear voltage change across the memristors. The behavior A to E respectively. For the triangular input, the readout response for all the reservoirs converges to −1 and for the square input the response is seen as pulses of 1. For the 40-node readout response (signal A), it can be observed that the response for the square input has a smaller pulse width as compared to the rest of the reservoir responses. This is also reflected by a higher MSE value of 868.79. All reservoirs are able to distinguish between the square and the triangular input.
is an illustration that the memristors in the network do indeed change their resistance dynamically as the system adapts.
V. CONCLUSION
We have presented a novel memristor-based reservoir computing architecture and showed that simple pattern classification and associative memory tasks can be solved. To the best of our knowledge, memristors have never been used as reservoir components. We believe that our approach to explore the inherent properties of nanoscale devices using a reservoir computing architecture is an important step that provides a unique perspective on the computational power of unstructured device networks. Our framework can easily be expanded to explore other new classes of nanoscale devices, such as memcapacitors and the meminductors.
Future work will focus on the exploration of different reservoir topologies and on the validation of the results by means of an actual hardware implementation. In P haseA, when only input V B presented, the output should not show any response. In P haseB, when only input V A is presented, the output should show a strong response. In P haseC, which is the training phase when both inputs V A and V B are presented, the output should respond. In P haseD, when only input V B is presented, the output should show a response, indicating that the system has learned to respond in absence of the main input V A . N 15, N 10 and N 6 show the the readout response obtained for the 15-, 10-, and 6-node reservoirs respectively. We observe that all the reservoirs respond to the required target response, except for some noise in P haseA, which is within an acceptable range.
